Clock auto-synchronization method for BESIII ETOF upgrade

WANG Si-Yu; CAO Ping; LIU Shu-Bin; AN Qi

doi:10.1088/1674-1137/39/12/126102

Chinese Physics C> 2015, Vol. 39> Issue(12) : 126102 DOI: 10.1088/1674-1137/39/12/126102

Clock auto-synchronization method for BESIII ETOF upgrade

WANG Si-Yu ^1,2 ,
CAO Ping ^1,2,, ,
LIU Shu-Bin ^1,2 ,
AN Qi ^1,2

Abstract
HTML
Reference
Related

PDF

Abstract：
An automatic clock synchronization method implemented in a field programmable gate array (FPGA) is proposed in this paper. It is developed for the clock system which will be applied in the end-cap time of flight (ETOF) upgrade of the Beijing Spectrometer (BESIII). In this design, an FPGA is used to automatically monitor the synchronization circuit and deal with signals coming from the external clock synchronization circuit. By testing different delay time of the detection signal and analyzing the signal state returned, the synchronization windows can be found automatically by the FPGA. The new clock system not only retains low clock jitter which is less than 20ps root mean square (RMS), but also demonstrates automatic synchronization to the beam bunches. So far, the clock auto-synchronizing function has been working successfully under a series of tests. It will greatly simplify the system initialization and maintenance in the future.
- BESIII ,
- endcap time-of-flight ,
- clock synchronization

References

[1]	BAI J Z et al. Nucl. Instrum. Methods A, 1994, 344(2): 319-334
[2]	BAI J Z et al. Nucl. Instrum. Methods A, 2001, 458(3): 627-637
[3]	Harris F A. (BES collaboration). Nucl. Phys. s B (Proc. Suppl.), 2006, 162: 345-350
[4]	LI Wei-Guo. (BES collaboration). In: Proc. 4th Flavor Phys. and CP Violation Conf. (FPCP 2006). Vancouver, British Columbia, Canada, 2006. physics/0605158
[5]	BES collaboration. Nucl. Instrum. Methods A, 2009, 598(1): 7-11
[6]	Cerron-Zeballos E, Williams M C S et al. Nucl. Instrum. Methods A, 1999, 434(2-3): 362-372
[7]	CHEN Hong-Fang, LI Cheng et al. High Energy Physics and Nuclear Physics, 2002, 26(3): 201 (in Chinese)
[8]	WU Jian, Bonner B et al. Nucl. Instrum. Methods A, 2005, 538: 243
[9]	FAN Huan-Huan et al. IEEE Trans. Nucl. Sci., 2013, 60: 1-7
[10]	LI Hao et al. IEEE Trans. Nucl. Sci., 2010, 57(2): 442-445
[11]	CAO Ping et al. Chinese Physics C., 2014, 38(4): 046101

Access

Get Citation

WANG Si-Yu, CAO Ping, LIU Shu-Bin and AN Qi. Clock auto-synchronization method for BESIII ETOF upgrade[J]. Chinese Physics C, 2015, 39(12): 126102. doi: 10.1088/1674-1137/39/12/126102

WANG Si-Yu, CAO Ping, LIU Shu-Bin and AN Qi. Clock auto-synchronization method for BESIII ETOF upgrade[J]. Chinese Physics C, 2015, 39(12): 126102. doi: 10.1088/1674-1137/39/12/126102 shu

RIS(for EndNote,Reference Manager,ProCite)

BibTex

Txt

Milestone

Received: 2015-03-10
Revised: 2015-06-01

Fund

Supported by National Natural Science Foundation of China (10979003, 11005107), CAS Center for Excellence in Particle Physics (CCEPP)

Article Metric

Article Views(2558)
PDF Downloads(97)
Cited by(0)

Policy on re-use

To reuse of subscription content published by CPC, the users need to request permission from CPC, unless the content was published under an Open Access license which automatically permits that type of reuse.

通讯作者: 陈斌, bchen63@163.com

1.
沈阳化工大学材料科学与工程学院沈阳 110142

Clock auto-synchronization method for BESIII ETOF upgrade

Corresponding author: CAO Ping,

Received Date: 2015-03-10
Accepted Date: 2015-06-01
Available Online: 2015-12-20

Fund Project: Supported by National Natural Science Foundation of China (10979003, 11005107), CAS Center for Excellence in Particle Physics (CCEPP)

Abstract: An automatic clock synchronization method implemented in a field programmable gate array (FPGA) is proposed in this paper. It is developed for the clock system which will be applied in the end-cap time of flight (ETOF) upgrade of the Beijing Spectrometer (BESIII). In this design, an FPGA is used to automatically monitor the synchronization circuit and deal with signals coming from the external clock synchronization circuit. By testing different delay time of the detection signal and analyzing the signal state returned, the synchronization windows can be found automatically by the FPGA. The new clock system not only retains low clock jitter which is less than 20ps root mean square (RMS), but also demonstrates automatic synchronization to the beam bunches. So far, the clock auto-synchronizing function has been working successfully under a series of tests. It will greatly simplify the system initialization and maintenance in the future.