A prototype scalable readout system for micro-pattern gas detectors

Get Citation
Qi-Bin Zheng, Shu-Bin Liu, Jing Tian, Cheng Li, Chang-Qing Feng and Qi An. A prototype scalable readout system for micro-pattern gas detectors[J]. Chinese Physics C, 2016, 40(8): 086101. doi: 10.1088/1674-1137/40/8/086101
Qi-Bin Zheng, Shu-Bin Liu, Jing Tian, Cheng Li, Chang-Qing Feng and Qi An. A prototype scalable readout system for micro-pattern gas detectors[J]. Chinese Physics C, 2016, 40(8): 086101.  doi: 10.1088/1674-1137/40/8/086101 shu
Milestone
Received: 2016-02-05
Revised: 2016-03-09
Fund

    Supported by National Natural Science Foundation of China (11222552)

Article Metric

Article Views(948)
PDF Downloads(99)
Cited by(0)
Policy on re-use
To reuse of subscription content published by CPC, the users need to request permission from CPC, unless the content was published under an Open Access license which automatically permits that type of reuse.
通讯作者: 陈斌, bchen63@163.com
  • 1. 

    沈阳化工大学材料科学与工程学院 沈阳 110142

  1. 本站搜索
  2. 百度学术搜索
  3. 万方数据库搜索
  4. CNKI搜索

Email This Article

Title:
Email:

A prototype scalable readout system for micro-pattern gas detectors

    Corresponding author: Qi-Bin Zheng,
    Corresponding author: Shu-Bin Liu,
  • 1. Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China
  • 2. State Key Laboratory of Particle Detection and Electronics (IHEP-USTC), Hefei 230026, China
Fund Project:  Supported by National Natural Science Foundation of China (11222552)

Abstract: A scalable readout system (SRS) is designed to provide a general solution for different micro-pattern gas detectors in various applications. The system mainly consists of three kinds of modules: the ASIC card, the adapter card and the front-end card (FEC). The ASIC cards, mounted with particular ASIC chips, are designed for receiving detector signals. The adapter card is in charge of digitizing the output signals from several ASIC cards. The FEC, edged-mounted with the adapter, has field-programmable gate array (FPGA)-based reconfigurable logic and I/O interfaces, allowing users to choose different ASIC cards and adapters for different experiments, which expands the system to various applications. The FEC transfers data through Gigabit Ethernet protocol realized by a TCP processor (SiTCP) IP core in FPGA. By assembling a flexible number of FECs in parallel through Gigabit Ethernet, the readout system can be tailored to specific sizes to adapt to the experiment scales and readout requirements. In this paper, two kinds of multi-channel ASIC chip, VA140 and AGET, are applied to verify the scalability of this SRS architecture. Based on this VA140 or AGET SRS, one FEC covers 8 ASIC (VA140) cards handling 512 detector channels, or 4 ASIC (AGET) cards handling 256 detector channels, respectively. More FECs can be assembled in crates to handle thousands of detector channels.

    HTML

Reference (18)

目录

/

DownLoad:  Full-Size Img  PowerPoint
Return
Return